UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63971

2015.1 Vivado Simulator - ERROR: [VRFC 10-1466] type time does not match with the integer literal

Description

With the following time type parameter defined:
 

parameter time TC = 9; 

Vivado Simulator returns an error in the compilation step:

ERROR: [VRFC 10-1466] type time does not match with the integer literal

Solution

This is a known issue with the Verilog Compiler of Vivado Simulator.

It is scheduled to be fixed in a future release.

To work around this issue, do not use a time type parameter.
AR# 63971
Date Created 03/20/2015
Last Updated 04/30/2015
Status Active
Type Known Issues
Tools
  • Vivado Design Suite - 2015.1