We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63983

Vivado Simulator (XSIM) - Language Support for Verilog


Which IEEE standard for Verilog is supported by Vivado Simulator?


Vivado Simulator supports the following Verilog standard:

Certain language constructs are not supported by the Vivado simulator. Please refer to (UG900) Vivado Design Suite User Guide: Logic Simulation, section "Verilog Language Support Exceptions" for details.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
58881 Xilinx Simulation Solution Center - Design Assistant - Language Support N/A N/A
AR# 63983
Date 04/08/2015
Status Active
Type General Article
  • Vivado Design Suite - 2015.1
  • Vivado Design Suite - 2014.4.1
  • Vivado Design Suite - 2014.4
  • More
  • Vivado Design Suite - 2014.3
  • Vivado Design Suite - 2014.2
  • Vivado Design Suite - 2014.1
  • Vivado Design Suite - 2013.4
  • Vivado Design Suite - 2013.3
  • Vivado Design Suite - 2013.2
  • Vivado Design Suite - 2013.1
  • Less
Page Bookmarked