We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 63989

Vivado Simulator - How to skip compilation or simulation in project-mode simulation?


Simulation with the Vivado simulator happens in two phases:
  • In the first phase, the simulator compiler xelab, compiles the HDL model into a snapshot, which is a representation of the model in a form that the simulator can execute.
  • In the second phase, the simulator simulates the model by loading the snapshot and executing it (using the xsim command).

In Non-Project Mode, I can reuse the snapshot by skipping the first phase and repeating the second.
In Project Mode, each time I select Run Simulation, the simulation will start from compilation, even if a snapshot has been built before.
How do I skip compilation or simulation in the project-mode simulation flow? 


You can skip the compilation through xelab and/or simulation through the Vivado simulator, using the following:

set_property skip_compilation 1 [get_filesets sim_1]

The Vivado tools will skip the compilation step of Vivado simulator and runs simulation with the existing compiled result.
Note: Any change to design files after the last compilation is not reflected in simulation when you set this property.
set_property skip_simulation 1 [get_filesets sim_1]
The Vivado tools will skip the execution of simulation step.

You can query all of the simulation fileset properties by using the below Tcl command:
report_property -all [get_filesets sim_1]

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
58799 Xilinx Simulation Solution Center - Design Assistant - Vivado Simulator N/A N/A
AR# 63989
Date Created 03/22/2015
Last Updated 04/07/2015
Status Active
Type General Article
  • Vivado Design Suite