UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64069

MIG UltraScale - The Memory Byte/Bank Planner does not honor previously set PROHIBIT pins

Description

Version Found: MIG UltraScale v7.0
Version Resolved: See (Xilinx Answer 58435)

After prohibits are set on I/O pins within I/O Pin Planner, if the Memory Byte/Bank Planner is opened, the prohibit pins are not honored.  

For example, if prohibits are set on I/Os within bank 46 byte 2, the Memory Byte/Bank Planner allows placement of a memory byte group to bank 46 byte 2. 

No errors are generated within the Memory Bank/Byte Planner.  

However, Tcl errors are generated.

Solution

Until this issue is resolved, you eill need to do one of the following to work around it:

Manually ensure that memory byte lanes are not assigned to byte lanes containing prohibits.

Or 

Move the memory pin(s) assigned to the prohibit location to a free I/O pin within the byte lane after closing the Memory Byte/Bank Planner.

Linked Answer Records

Master Answer Records

AR# 64069
Date Created 03/27/2015
Last Updated 04/30/2015
Status Active
Type Known Issues
Devices
  • Kintex UltraScale
  • Virtex UltraScale
IP
  • MIG UltraScale