UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64071

MIG UltraScale - custom memory parts fail simulation

Description

Version Found: MIG UltraScale v7.0
Version Resolved: See (Xilinx Answer 58435)

Simulations will fail for MIG UltraScale example designs when using a custom created memory part.

This is due to the provided *.do simulation scripts located in the ./sim_1/imports/tb/ directory not pointing to the updated location for example_tb.sv and example_top.sv.

Solution

To resolve the issue, run the simulation through Vivado or modify each *.do script to point to the correct location of the files. 

For example:
example_tb.sv is no longer in    ../../../sources_1/imports/mig_0/tb/.

Instead it is in ../../../sources_1/imports/custom_part/custom_part.srcs/sources_1/ip/mig_0/tb/.

 
Similarly, example_top.sv is no longer in ../../../sources_1/imports/mig_0/rtl/ip_top/.
 
Instead it is in ../../../sources_1/imports/custom_part/custom_part.srcs/sources_1/ip/mig_0/rtl/ip_top/.

Revision History:
04/15/2015 - Initial Release

Linked Answer Records

Master Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
63462 MIG UltraScale - Sample CSV data file for creating Custom Parts N/A N/A
AR# 64071
Date Created 03/27/2015
Last Updated 04/30/2015
Status Active
Type Known Issues
Devices
  • Kintex UltraScale
  • Virtex UltraScale
IP
  • MIG UltraScale