We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64112

How Do I Manually Set Simulation Compile Order?


There could be times where in we want the tool to compile our RTL files in a specific order (could be due to presence of Packages/Header Files/Multiple Sources). Vivado does a good job in automatically picking up the compile order.

This Answer Record describes on steps we can follow to Manually set a Simulation Compile Order.


Please follow the steps below to Manually set a compile order in Vivado for Simulation.

1. Go to the Sources Window in Vivado and in the Hierarchy tab, select the Active Simulation set. 

2. Right-click and select Hierarchy Update > No Update,Manual Compile Order


3. Once done, go to the Compile Order Tab.

4. Change the drop down at the top to Simulation and you should see all the Simulation Sources in the window.


5. Now, you can drag & move the files up and down the compile order (The Top most file gets compiled first)

6. The other option would be to select the file and click on Move Up or Move Down.


Original Compile Order


New Compile Order



Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
58799 Xilinx Simulation Solution Center - Design Assistant - Vivado Simulator N/A N/A
AR# 64112
Date Created 03/31/2015
Last Updated 04/02/2015
Status Active
Type General Article
  • Vivado Design Suite - 2015.1