We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
AR# 64130: 2015.1 Partial Reconfiguration - DRC (INBB-1) does not recognize the HD.RECONFIGURABLE property
2015.1 Partial Reconfiguration - DRC (INBB-1) does not recognize the HD.RECONFIGURABLE property
In the synthesized partial reconfiguration (PR) design, the HD.RECONFIGURABLE property has been set on the reconfigurable partition:
set_property HD.RECONFIGURABLE 1 [get_cells xxx]
However, I still get the following DRC warning message after running DRC check.
INBB-1: Cell '<cell_name>' of type 'XX' has undefined contents and is considered a black box. This design will fail to generate a bitstream unless the partial reconfiguration feature is used
Can the DRC message be modified to recognize the HD.RECONFIGURABLE property?
In Vivado 2015.3, instead of DRC INBB-1, DRC INBB-2 will be reported for the PR design:
INBB-2: Cell '<cell_name>' of type 'XX' has undefined contents and is considered a black box. If a partial bit file is generated for this cell, then the outputs will be undriven, and therefore unknown. It is recommended to insert LUT1 drivers using the flow described in the Partial Reconfiguration User Guide (UG909).