UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64300

2014.4.1 - Vivado Partial Reconfiguration - SNAPPING_MODE ROUTING for 7 series allows violations around the center clock column

Description

I intend to create a Reconfigurable Partition (RP) pblock, which is crossing the BUFGCTRL column (center clock column) and it causes back-to-back violation.

My goal is to maximize the routability across the center of the device.

I have tried enabling and disabling the SNAPPING_MODE attribute.

When I enable SNAPPING_MODE, both interconnect columns are excluded from the RP pblock routing.

This causes routing congestion for the RP.

64300-1.png


When I disable SNAPPING_MODE, the Interconnect column close to RP can be included into the RP pblock and the BUFGCTRL sites are no longer prohibited.

64300-2.png


Can I allow violations around the center clock column and get SNAPPING_MODE to resolve other violations?

Solution

From Vivado 2015.1 on, a new value called "ROUTING" is added for SNAPPING_MODE to only allow violations around the center clock column.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
59964 Vivado Hierarchical Design PR - Advanced usage of the SNAPPING_MODE property for Partial Reconfiguration N/A N/A

Associated Answer Records

AR# 64300
Date Created 04/16/2015
Last Updated 05/28/2015
Status Active
Type General Article
Tools
  • Vivado Design Suite