We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64314

2013.3 Partial Reconfiguration - PartPin Range outside Reconfigurable Pblock issue should be reported early and explicitly


When a Partpin LOC (PPLOC) constraint is specified outside of a reconfigurable pblock, an error is issued in place_design.

However, when the Partpin range is specified outside of a reconfigurable pblock, a Partpin LOC error is issued in route_design.

This is confusing as it happens even when a user does not specify a PPLOC directly.


In Vivado 2014.1, DRC HDPR-37 will catch this error before placement with the following message:

ERROR: [Drc 23-20] Rule violation (HDPR-37) PartPin Range outside reconfigurable Pblock - Partition Pin 'XX' has HD.PARTPIN_RANGE property assigned outside the reconfigurable Pblock '<pblock_name>'.
Modify the following ranges of this Partition Pin or add the ranges to the pblock:

AR# 64314
Date Created 04/19/2015
Last Updated 05/22/2015
Status Active
Type General Article
  • Vivado Design Suite - 2013.3