UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64318

2014.4.1 Partial Reconfiguration - How does Vivado handle a route-through path in a Reconfigurable Partition (RP)

Description

When a connection directly from an input port to an output port (route-through path) is found in a Reconfigurable Partition, how does Vivado handle this path?

Solution

1. If the direct path is a non-clock signal:
 
  • If it is loadless in both static and dynamic logic, opt_design will insert a LUT1 to split the route-through.
  • If it has load in static or dynamic logic, no LUT will be inserted in the route-through path

2. If the direct path is a clock signal from static logic:

This is not allowed in a Partial Reconfiguration design and DRC HDPR-41 will be reported:
 

ERROR: [Drc 23-20] Rule violation (HDPR-41) Clock Net Rule Violation - Reconfigurable cell 'XX' has a route-through (direct connection between input port and output port inside reconfigurable cell) driven by clock net 'clk2_IBUF_BUFG'.
This connection is not supported by partial reconfiguration flow. Resolution: Remove the clock net route-through by modifying the module interface.

AR# 64318
Date Created 04/20/2015
Last Updated 05/25/2015
Status Active
Type General Article
Tools
  • Vivado Design Suite