We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64330

2014.4.1 Vivado Partial Reconfiguration - Can I use SNAPPING_MODE to prevent placement of reconfigurable pblock across SLR boundaries in 7 series SSI devices


In a Partial Reconfiguration design targeting 7 series SSI devices (7V2000T, 7V1140T, 7V870T & 7V580T), a reconfigurable pblock is not allowed to cross SLR boundaries.

Can I use SNAPPING_MODE to prevent placement of reconfigurable pblocks across SLR boundaries?


No, turning on SNAPPING_MODE will not generate a derived range which keeps the reconfigurable pblock in a single SLR.

The following DRC error will still occur:

ERROR: [Drc 23-20] Rule violation (HDPR-15) Reconfigurable Pblock must not span multiple SLRs - HD.RECONFIGURABLE Pblock 'pblock_XX' is not entirely contained within a single Super Logic Region (SLR). Please change the Pblock so that it is contained within a single SLR .

To work around this issue, you will need to modify the reconfigurable pblock manually.

AR# 64330
Date Created 04/20/2015
Last Updated 05/15/2015
Status Active
Type General Article
  • Vivado Design Suite