UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64350

Vivado 2014.x - compile_simlib fails when compiling to a directory name which contains a space

Description

When I try to compile simulation libraries to a directory that contains a space, compile_simlib errors out.
 
For example:
 

compile_simlib -language all -dir {C:/Sim Libs} -simulator modelsim -simulator_exec_path {C:/tools/questa/10.3b_64/win64} -library all -family all


This targets the output directory "Sim Libs" which results in the following error:
 

ERROR: [Vivado 12-3591] compile_simlib failed to compile for modelsim with 5 errors.


From the compile_simlibs.log file:
 

BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:unisim)
** Error: (vcom-7) Failed to open -f file "C:\Sim" in read mode.

No such file or directory. (errno = ENOENT)
End time: 11:48:57 on Oct 08,2014, Elapsed time: 0:00:00
Errors: 1, Warnings: 0

Solution

This is a known issue which has been fixed in Vivado 2015.1.

To work around the problem, specify an output directory without a space.
AR# 64350
Date Created 04/21/2015
Last Updated 04/22/2015
Status Active
Type Known Issues
Tools
  • Vivado Design Suite - 2014.4
  • Vivado Design Suite - 2014.3
  • Vivado Design Suite - 2014.2
  • More
  • Vivado Design Suite - 2014.1
  • Vivado Design Suite - 2013.4
  • Vivado Design Suite - 2013.3
  • Vivado Design Suite - 2013.2
  • Vivado Design Suite - 2013.1
  • Less