We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64351

Vivado Constraints - How to constrain Gigabit Transceiver output clocks?


How do I constrain Gigabit Transceiver (GT) output clocks?


Constraining GT output clocks is supported differently in 7 series and UltraScale devices.

7 series devices:

Although the GT output clocks are internal clocks, they need to be defined with a create_clock constraint on the GT output clock pins for 7 series devices.
This is because there is no timing arc from the GT input clock to output clocks for 7 series devices.

As a result, automatic clock propagation is not supported.

create_clock -name rxoutclk0 -period 3.1024 [get_pins <GT_instance_name>/RXOUTCLK]

UltraScale devices

The timing arcs from the GT input clock to output clocks are added for the UltraScale devices.
Therefore, auto-derived clock constraints will be applied to the GT output clocks by the tool.

You do not need to manually constrain them as long as the GT reference input clock has been constrained.

AR# 64351
Date Created 04/22/2015
Last Updated 05/11/2015
Status Active
Type General Article
  • Vivado Design Suite