We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64371

2014.4 Vivado System Generator - Cannot generate a Hardware Cosimulation Target


When trying to generate a hardware Cosimulation Target from my Sysgen MDL, I receive the following error and the target generation does not complete:

--------------------------------- Version Log ----------------------------------
Version Path
System Generator 2014.4 /proj/xbuilds/2014.4.1_daily_latest/installs/lin64/Vivado/2014.4.1
Matlab (R2014a) /tools/gensys/matlab/R2014a
Vivado 2014.4 /proj/xbuilds/2014.4.1_daily_latest/installs/lin64/Vivado/2014.4.1
Summary of Errors:
Error 0001: ERROR: [Synth 8-439] module 'blk_mem_gen_0' not found [/h...
Block: Unspecified

Error 0001:

Reported by:

ERROR: [Synth 8-439] module 'blk_mem_gen_0' not found [/<path_to_project>.srcs/sources_1/ipshared/xilinx.com/packet_processor_v1_0/6cdaea3d/hdl/packet_processor_v1_0_en.v:202]
ERROR: [Synth 8-285] failed synthesizing module

Is this a known issue?


This is a known issue in Vivado 2014.4.

The issue has been resolved in the 2015.1 release and customers should upgrade to Vivado 2015.1 if they encounter this issue.

If it is not possible to upgrade to Vivado 2015.1, a patch is available for this issue and is attached to this AR.

To install the patch, unzip the contents of the patch file directly into your Vivado installation directory.

For example: C:\Xilinx\Vivado\2014.4


Associated Attachments

Name File Size File Type
AR64371_vivado_2014_4_preliminary_rev1.zip 21 KB ZIP
AR# 64371
Date 05/22/2015
Status Active
Type General Article
  • System Generator for DSP
  • Vivado Design Suite - 2014.4.1
  • Vivado Design Suite - 2014.4
Page Bookmarked