UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64522

LogiCORE IP LTE UL Channel Decoder v4.0 (Rev.7) - Simulation using the demonstration testbench will error our with "Error:64:P6 Data mismatch"

Description

If a core is configured as Full_Uplink_Channel_Decoder or Transport_Block_Decoder, behavioral simulation with VCS version I-2014.03-SP1 using the demonstration testbench errors out with "Error:64:P6 Data mismatch".

Solution

This is a VCS issue, which only occurs at VCS version I-2014.03-SP1.

The work-around is to use Vivado Simulator or ModelSim/QuestaSim.

Linked Answer Records

Master Answer Records

AR# 64522
Date Created 05/11/2015
Last Updated 05/18/2015
Status Active
Type General Article
Devices
  • Kintex-7
IP
  • 3GPP LTE UL Channel Decoder