UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64600

LogiCORE IP G.709 FEC Encoder/Decoder v2.1(Rev. 5) - A setup timing violation may occur if Encoder implementation is set to BALANCED or DSP BIAS

Description

If the target device is a Virtex UltraScale speed grade -2 part, and if the IP parameter "Encoder implementation" is set to BALANCED or DSP BIAS, a timing error can occur.

This manifests as a negative slack violation of a setup timing constraint.

Solution

The work-around is to set "LUT_BIAS" for the "Encoder implementation" parameter, or to use a Virtex UltraScale speed grade -3 part.

Linked Answer Records

Master Answer Records

AR# 64600
Date Created 05/19/2015
Last Updated 05/28/2015
Status Active
Type General Article
Devices
  • Virtex UltraScale
Tools
  • Vivado Design Suite - 2015.1