UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64614

Spartan-6 - asynchronous release of reset on the IOB FF

Description

Asynchronous resets can result in a logic High when asynchronously released on clock edges.

Solution

In Spartan 6, asynchronous release of reset on the IOB FF can potentially cause a pulse on the output even when the input is tied low.


In Spartan-6 the asynchronous reset selects between the D-input and an initialization value.

For asynchronous controls, the initialization value will be a logic High when released.

While the asynchronous reset is applied, the IOB FF is held in reset, and the IOB FF operates as expected.

After releasing the asynchronous reset, the D-input will switch from the initialization value back to the D-input.

During this switching period if the IOB FF receives a clock, the IOB FF can potentially load the initialization value.

Work-arounds:

  1. Use a synchronous reset with the IOB FF
  2. Use a CLB FF with either an asynchronous reset or synchronous clear

AR# 64614
Date Created 05/19/2015
Last Updated 05/27/2015
Status Active
Type General Article
Devices
  • Spartan-6