UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64648

MIG 7 Series DDR3 – MIG incorrectly disables the address mirroring parameter on specific UDIMMs that use address mirroring

Description

Version Found: MIG 7 Series v2.3

Version Resolved: See (Xilinx Answer 54025)

For the DDR3 Dual Rank UDIMMs which are listed in the below table (Rows 4, 5, 6), even though these UDIMMs support the address mirroring feature, MIG 7 Series has disabled CA MIRROR on these parts.

This is done only for Dual Rank DDR3 UDIMMs and as a result you may notice post calibration data errors:

Serial. No

Dual Rank UDIMM (MIG)

Address Mirroring (JEDEC 4_20_19R22A.pdf)

Address Mirroring (in MIG)

1

MT16JTF51264AZ-1G4

Yes

Yes

2

MT16KTF51264AZ-1G4

Yes

Yes

3

MT16KTF51264AZ-1G6

Yes

Yes

4

MT18JSF25672AZ-1G4

Yes

No

5

MT18JSF51272AZ-1G6

Yes

No

6

MT18KSF51272AZ-1G4

Yes

No



Solution

You can update the CA_MIRROR parameter value to ON in the user design top level file.

However, this is possible only in Non-OOC enabled designs.

Future Vivado versions will have support for Address mirroring for all 72-bit dual rank UDIMMs.


Note:
The "Version Found" column lists the version the problem was first discovered.

The problem also exists in earlier versions, but no specific testing has been performed to verify earlier versions.

Revision History:

22/05/2015 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54025 MIG 7 Series - IP Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 64648
Date Created 05/21/2015
Last Updated 05/27/2015
Status Active
Type Known Issues
Devices
  • Kintex-7
  • Virtex-7
  • Artix-7Q
IP
  • MIG 7 Series