We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64654

MIG 7 series - Artix-7- Maximum data width limitation for DDR2 and DDR3 interfaces


Version Found: MIG 7 Series v2.3
Version Resolved: See (Xilinx Answer 54025)

Max data widths for DDR3/DDR2 interfaces for the following FPGA devices have limitations:

  • xc7a8-ftg256,
  • xc7a15-ftg256,
  • xc7a30t-ftg256,
  • xc7a35t-ftg256,
  • xc7a35tl-ftg256,
  • xc7a50t-ftg256,
  • xc7a50tl-ftg256,
  • xc7a75t-ftg256,
  • xc7a75tl-ftg256,
  • xc7a100t-ftg256,
  • xc7a100tl-ftg256,
  • xa7a100t-ftg256

For  the above FPGAs, the MIG GUI might show the maximum data widths given in A-1 below, but the true data widths should be noted as given in A-2:


  • DDR3: 40 bits for x8  and x16 parts.
  • DDR2: 32 bits for x8 parts, 40 bits for x16 parts.


  • DDR3: 32 bits for x8, x16 parts.
  • DDR2: 24 bits for x8 parts, 32 for x16 parts. 


Even though the MIG GUI allows A-1 data widths during selection of the data width drop down list and in the bank selection pages, you cannot generate the designs for those data widths as pinout allocation is not feasible.

For example, consider FTG256 FPGA which has 2 banks (14 and 15) which have a total 7 byte lanes for memory selection (byte lane 0 of bank 14 has PUDC pins, and so cannot be used).

Out of 7 byte lanes, 3 bytes are needed for address and control and the remaining 4 bytes for data width, which corresponds to 32 bits.

Even with one or two pin optimization in the Address and Control bank, we still require 3 byte lanes for Address and Control and only 4 byte lanes remain for Data.

As a result, data width is limited to 32.

Note: The "Version Found" column lists the version the problem was first discovered.

The problem also exists in earlier versions, but is not specific testing has been performed to verify earlier versions.

Revision History:

05/22/2015 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54025 MIG 7 Series - IP Release Notes and Known Issues for Vivado N/A N/A
AR# 64654
Date 06/09/2015
Status Active
Type Known Issues
  • Artix-7
  • MIG 7 Series
Page Bookmarked