UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64655

UltraScale DDR3 - Tactical Patch - IP generation incorrectly enables address mirroring for dual rank DDR3 RDIMMs

Description

Version Found: DDR3 v7.1

Version Resolved: (Xilinx Answer 69036)

Address Mirroring is not supported for DDR3 Dual Rank RDIMM parts.

However, upon IP generation, the CA_MIRROR parameter is enabled (set to ON) for these parts.

Solution

To work around this issue, the patch attached to this answer record must be installed to the Vivado 2015.1 install location.

Please download the patch and follow the patch installation instructions included within the AR64655_Vivado_2015_1_preliminary_rev1.zip\vivado\patch_readme\AR64655_Vivado_2015_1_preliminary_rev1.txt document.

The patch will disable the CA_MIRROR parameter for both RTL and simulation when a DDR3 dual rank RDIMM part is selected within the MIG tool.

Attachments

Associated Attachments

Name File Size File Type
AR64655_Vivado_2015_1_preliminary_rev1.zip 1 MB ZIP

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
69036 UltraScale/UltraScale+ DDR3 - Release Notes and Known Issues N/A N/A
AR# 64655
Date 01/12/2018
Status Active
Type Known Issues
Devices
  • Kintex UltraScale
  • Virtex UltraScale
Tools
  • Vivado Design Suite - 2015.1
IP
  • MIG UltraScale
Page Bookmarked