We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64697

UltraScale Integrated 100 Gb/s Ethernet (CMAC) Core v1.5 - Vivado 2015.1 - Timing failures using optional AXI-Lite management interface


When using the UltraScale Integrated 100 Gb/s Ethernet (CMAC) Core v1.5 in Vivado 2015.1, timing failures have been seen using the optional AXI-Lite management interface due to large levels of logic.


This issue will be resolved in v1.6 of the core in Vivado 2015.2.

AR# 64697
Date Created 05/28/2015
Last Updated 06/10/2015
Status Active
Type General Article
  • UltraScale - CMAC