We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64829

AXI Bridge for PCI Express Gen3 (Vivado 2015.2) - AXI Master/Slave Outstanding Read/Write Transactions Limitation


Version Found: v1.1 (Rev1)

Version Resolved and other Known Issues: See (Xilinx Answer 61898)

In Vivado 2015.2, the AXI Bridge for PCI Express Gen3 core configuration GUI has the 'AXI Master/Slave Outstanding Write/Read Transactions' option grayed out and fixed to '8'.


If you need to set this option to a value other than '8', please contact Xilinx Technical Support.

Note: "Version Found" refers to the version where the problem was first discovered.

The problem may also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Revision History:

06/24/2015 - Initial Release

AR# 64829
Date Created 06/19/2015
Last Updated 07/13/2016
Status Active
Type Known Issues
  • AXI PCIe Gen3