UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64833

2015.1 AXI Ethernet/RGMII - LWIP is not working on Artix device.

Description

I have built an AC701 RGMII Ethernet design in Vivado 2015.1.

 

The design fails to work correctly with LwIP.

It hangs at the following step:

Waiting for PHY to complete autonegotiation.

Also, LwIP is unable to return pings.

Solution

This is an issue with the LwIP adapter.

To resolve the issue, please replace the file  in the following directory with the file attached to this answer record: 

C:\Xilinx\SDK\2015.1\data\embeddedsw\ThirdParty\sw_services\lwip141_v1_0\src\contrib\ports\xilinx\netif.

This issue has been fixed in 2015.2.

Attachments

Associated Attachments

Name File Size File Type
xaxiemacif_physpeed.c 20 KB C
AR# 64833
Date Created 06/22/2015
Last Updated 07/14/2015
Status Active
Type General Article
Devices
  • Artix-7
Tools
  • Vivado Design Suite - 2015.1
IP
  • AXI Ethernet