UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64913

1G/2.5G Ethernet PCS/PMA or SGMII - Clock connection for UltraScale Architecture

Description

Figure 3-7 of (PG047) shows the connection between RXUSRCLK/RXUSRCLK2 and RXOUTCLK via BUFG_GT.

However, the example design of the IP for UltraScale devices connects between RXUSRCLK/RXUSRCLK2 and TXOUTCLK through the buffer.

Which is the recommended clock connection?

Solution

Figure 3-7 of (PG047) has an incorrect connection.

RXUSRCLK/RXUSRCLK2 should be sourced by TXOUTCLK.

The figure will be corrected in the 2015.3 release of the document.

AR# 64913
Date Created 07/05/2015
Last Updated 07/31/2015
Status Active
Type General Article
IP
  • Ethernet 1000BASE-X PCS/PMA or SGMII