UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64915

PC-CFR v6.0 - DC bias in the output spectrum of PC-CFR v6.0 core

Description

A small DC bias is seen in the spectrum at the output of the PC-CFR v6.0 core.

Solution

A small DC bias is seen at the output of the core in both "smart peak processing enabled" and "smart peak processing disabled" mode.

This is a result of using a specific type of rounding mode while generating the composite cancellation signal inside the PC-CFR core.


This has been fixed in PC-CFR v6.0 rev 2 in Vivado 2015.3 and the small DC bias is no longer seen in the PC-CFR output spectrum.

The fix has been tested in simulation as well as on board in a demo platform.


To resolve this issue, use PC-CFR v6.0 rev 2 available in Vivado 2015.3.

AR# 64915
Date Created 07/05/2015
Last Updated 10/28/2015
Status Active
Type General Article
IP
  • Peak Cancellation Crest Factor Reduction (PC-CFR)