We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65005

SDSoC - The provided zc702_hdmi sample application can fail timing when synthesized


The samples/platforms/zc702_hdmi examples are provided to illustrate how video processing systems can be specified in a SDSoC environment.

However, designs targeting the zc702_hdmi platform might fail to meet timing due to the display controller IP.


This is a known issue that is addressed in the next release of the SDSoC.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
64998 SDSoC - SDSoC release notes and known issues N/A N/A
AR# 65005
Date Created 07/17/2015
Last Updated 07/17/2015
Status Active
Type Known Issues
  • SDSoC