We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65070

2015.2 UltraScale Partial Reconfiguration - No DRC message is reported if user places configuration(IO) Bank in PR region when Persist property is set


When the BITSTREAM.CONFIG.PERSIST property is set, the configuration(IO) Banks cannot be included in a PR region.

However, there is no DRC reported to prevent the user from placing configuration(IO) Banks in PR regions that have the persist property set.


In Vivado 2015.3, the DRC HDPR-67 will be reported when the above issue is found.

Example error message during place_design:

ERROR: [DRC HDPR-67] Persistent configuration port restrictions in PR regions.: The BITSTREAM.CONFIG.PERSIST property is not supported when configuration bank '65' is inside the HD.RECONFIGURABLE Pblock 'pblock_RM".

AR# 65070
Date Created 07/27/2015
Last Updated 08/26/2015
Status Active
Type General Article
  • Kintex UltraScale
  • Virtex UltraScale
  • Vivado Design Suite - 2015.2