We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65087

Vivado Hierarchical Design - "update_design -buffer_ports" command fails to work


There is a module marked as black-box in my non-HD design.

I intend to insert a LUT for the black-box module and I run the following command:

update_design -buffer_ports -cell U_module

However, no LUT is inserted. 

Is this expected behavior?


This is expected behavior.

"update_design -buffer_ports" only works on cells that are black-box and marked HD.*.

AR# 65087
Date Created 07/28/2015
Last Updated 10/06/2015
Status Active
Type General Article
  • Vivado Design Suite