We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65115

2015.1 Partial Reconfiguration - opt_design fails to remove the driving logic inside the Reconfigurable Module when there is no load in static logic


Generally, in partial reconfiguration flow, opt_design does not optimize across a Reconfigurable Module (RM) boundary.

However, when the partpin is dangling and not driving any static logic, the sweep operation in opt_design should trace through the partpin to the driving logic in the RM, and remove the driving logic if it is not driving any other instances.

Currently however, this type of logic in the RM is still reserved after opt_design with the sweep option.


From Vivado 2015.3 on, the above redundant logic in the Reconfigurable Module will be removed during opt_design.
AR# 65115
Date Created 07/30/2015
Last Updated 08/26/2015
Status Active
Type General Article
  • Vivado Design Suite - 2015.1