UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65140

2015.2 How to disable the BUFG insertion for Zynq FCLK

Description

By default Vivado automatically inserts BUFG to FCLK routing.

How can I disable it?

Solution

To disable the auto insertion, go to the Process System7 Block Properties and set CONFIG->PCW_FCLK_CLKx_BUF to "false"(x= 0, 1, 2, 3, the default value is "true")

AR# 65140
Date Created 08/04/2015
Last Updated 08/07/2015
Status Active
Type General Article
Devices
  • Zynq-7000
Tools
  • Vivado Design Suite - 2015.2