We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65198

7 Series MIG - DDR3 - CKE termination on evaluation boards


The 7 Series Xilinx Evaluation Boards have CKE pulled to ground with a 4.7 k resistor.

However the DDR3 Design Guidelines in (UG586) state:

"Address and control signals (A, BA, RAS_N, CAS_N, WE_N, CS_N, CKE, ODT)are to be terminated with the onboard DIMM termination.
If DIMM termination does not exist or a component is being used, a 40 pull-up to VTT at the far end of the line should be used (Figure 1-91). Except for the CK/CK_N which requires a differential termination as shown in Figure 1-93."

Which is correct?


The CKE pull-downs on our evaluation boards are incorrect.

This is error can be traced back to Virtex-6 MIG, where (UG406) incorrectly states that CKE should be pulled to ground with RESET.

This is a requirement for DDR2, not DDR3. See (Xilinx Answer 54844) for details.

We have contacted Micron regarding the issue and they have confirmed there is no harm in pulling CKE low during DDR3 initialization.

Please follow the Design Guidelines in (UG586) when designing a new PCB and terminate CKE to VTT with the rest of the address/control signals.

AR# 65198
Date 05/18/2018
Status Active
Type General Article
  • MIG 7 Series
Boards & Kits
  • Zynq-7000 SoC ZC706 Evaluation Kit
  • Kintex-7 FPGA KC705 Evaluation Kit
  • Virtex-7 FPGA VC707 Evaluation Kit
  • More
  • Virtex-7 FPGA VC709 Connectivity Kit
  • Artix-7 FPGA AC701 Evaluation Kit
  • Less
Page Bookmarked