We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65261

MIG UltraScale DDR4/DDR3 - Dynamic DCI does not work for some devices


Version Found: MIG UltraScale DDR4/DDR3 v7.1

Version Resolved: See (Xilinx Answer 58435)

The DDR4 and DDR3 SDRAM IP use Dynamic DCI which is designed to enable DCI for reads and disable DCI for writes.

For some devices, this feature is not available and is disabled in the IP. 

However, there are two devices that Dynamic DCI was not disabled in properly, which can cause hardware failures as a result of DCI not being used properly.

Below is a complete list of devices that do not have Dynamic DCI disabled properly:

  • KU115 ES2
  • VU440 ES2


To ensure that DCI is enabled properly during reads, the USE_DYNAMIC_DCI parameter inside the DDR4 and DDR3 SDRAM IP should be set to "0".

This disables the Dynamic DCI feature and ensures that DCI is always enabled.

In order to resolve these issues, you must install the attached tactical IP patch.

To install the patch, navigate to the $XILINX_VIVADO/patches and extract the contents of "AR65261_vivado_2015_2_preliminary_rev1" to a directory starting with the name AR65261 (for example, C:\Xilinx\Vivado\2015.2\patches\AR65261)), then open Vivado 2015.2 and generate all of your MIG UltraScale IP.

Note: This tactical patch is only compatible with the Vivado 2015.2 and MIG UltraScale v7.1 IP.

Revision History:

08/27/2015 - Initial Release


Associated Attachments

Name File Size File Type
AR65261_Vivado_2015_2_preliminary_rev1.zip 614 KB ZIP

Linked Answer Records

Master Answer Records

AR# 65261
Date Created 08/20/2015
Last Updated 09/03/2015
Status Active
Type Known Issues
  • Virtex UltraScale
  • Kintex UltraScale
  • MIG UltraScale