We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 6540

ModelSim (MTI, MXE) - ERROR: ../../../<logiblox_module.v>: Instantiation of 'X_OR' failed (design unit not found). (Verilog)


Keywords: LogiBLOX, SIMPRIM, Verilog, ModelSim, Vlog

Urgency: Standard

General Description:
When I simulate Verilog LogiBLOX modules using ModelSim Vlog, several of the following types of error messages are issued:

ERROR: ../../../<logiblox_module.v>: Instantiation of 'X_OR' failed (design unit not found)


Please note that for Verilog simulation, the LogiBLOX modules use the SimPrim library. You must include the SimPrim-based libraries when simulating LogiBLOX modules. In addition to the SimPrim library, if you have instantiated cells from the device library, then the UniSim library must also be included:

vsim -L simprims_ver -L unisims_ver test

Please see (Xilinx Answer 2561) for information on mapping the Xilinx Verilog libraries.
AR# 6540
Date Created 08/31/2007
Last Updated 08/11/2003
Status Archive