We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65469

Debugging Eye Scan Designs


When debugging your own implementation of Eye Scan there are several problems that are commonly encountered.


Attributes not set correctly:

Below is an example of attribute setup for a statistical Eye Scan.

Some common problems would be:

  • PMA_RSV2 bit 5 not set (set to 2050 for instance).
  • ES_QUAL_MASK set to all 0 or 80'h00000000000000000001
  • ES_SDATA_MASK set incorrectly for the number of bits. 


The setting above is for a 20 bit internal bus. The top half of ES_SDATA_MASK should always be FFFFFFFFFF for a statistical eye.



If the ES_ERRDET_EN and/or the ES_EYE_SCAN_EN are being set on the fly through the DRP port a PMA reset is required before the Eye Scan is run.



RTL code to run an Eye Scan through the DRP is contained in (Xilinx Answer 64098)

This process could be converted to be used by a processor.



AR# 65469
Date Created 09/22/2015
Last Updated 10/09/2015
Status Active
Type General Article
  • Kintex UltraScale
  • Artix-7
  • Kintex-7
  • More
  • Virtex UltraScale
  • Virtex-7
  • Less