We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65550

UltraScale Soft Error Mitigation (SEM) IP – SSI timing closure might not be met without pin LOCs


When targeting SSI devices, timing closure might not be achieved if the SEM IP pin locations are not defined.


If timing is not being met, then define all SEM IP pin locations for the design and rerun synthesis and implementation to achieve timing closure.

It is possible that the design could meet timing without pin locations fixed, but it is best practice to set pin locations prior to implementation.

AR# 65550
Date Created 10/05/2015
Last Updated 10/19/2015
Status Active
Type General Article
  • Vivado Design Suite - 2015.3
  • Vivado Design Suite - 2015.2
  • Vivado Design Suite - 2015.1
  • Soft Error Mitigation