We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65767

2015.3/ 2015.4 - AXI Ethernet designs with LwIP software are not working correctly in the KCU105, VCU108 and VCU110 UltraScale boards


The 2015.3 and 2015.4 AXI Ethernet IP with LwIP is not working reliably in the KCU105, VCU108 and VCU110 Evaluation Kit boards.


To resolve the issue, please use the patch attached. The same patch will apply to both Vivado versions.

To use this patch, unzip it to C:\Xilinx\SDK\2015.3(.4)\data\embeddedsw\ThirdParty\sw_services\lwip141_v1_2\src\contrib\ports\xilinx\netif and Re-generate BSP sources for the LwIP BSP.


Associated Attachments

Name File Size File Type
xaxiemacif_physpeed.zip 5 KB ZIP
AR# 65767
Date Created 10/22/2015
Last Updated 11/30/2015
Status Active
Type General Article
  • Kintex UltraScale
  • Virtex UltraScale
  • Vivado Design Suite - 2015.3
  • AXI Ethernet
Boards & Kits
  • Kintex UltraScale FPGA KCU105 Evaluation Kit
  • Virtex UltraScale FPGA VCU108 Evaluation Kit
  • Virtex UltraScale FPGA VCU110 Evaluation Kit