UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65931

Vivado - [Opt 31-2] SRL16E is missing a connection on D pin.

Description

When implementing a design with a number of MARK_DEBUG RTL attributes, opt_design fails with the following error:

[Opt 31-2] SRL16E u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8 is missing a connection on D pin.

How can this be avoided?

Solution

The error is due to a MARK_DEBUG net having no driver. 

During opt_design, the ILA logic is added and the net connecting to the D pin of the SRL is removed because it is not being driven. 

Following the SRL D pin is not possible after the error as the net has been removed. Also, the post-synthesis view will show the ILA as a black box. 


One way to avoid this error is to ensure that all MARK_DEBUG nets have drivers.

For designs with a large number of MARK_DEBUG nets, the ROUTE_STATUS property of nets can be used to find the nets with no loads. 

While these MARK_DEBUG nets have no loads, their loads will also be removed after opt_design. 


After the error, use the following command:

select_objects [get_nets -filter {MARK_DEBUG == TRUE && ROUTE_STATUS == NOLOADS}]

Then the RTL can be adjusted to make sure that the specific net is driven.

AR# 65931
Date Created 11/09/2015
Last Updated 12/21/2015
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2015.2