We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66012

UltraScale/UltraScale+ - Known issues list when using component mode for I/O interfaces i.e IODELAY / IOSERDES.


In UltraScale devices there are two types of I/O interfaces, native and component mode.

Native mode interfaces should used the High Speed SelectIO Wizard. See (Xilinx Answer 64216) for known issues with this Wizard.

This Known Issue list is for component I/O interfaces, which would use IODELAY and IOSERDES components.


The following is a list of Known Issues. Some problems are not currently covered in the documentation and some require fixes in Vivado. 

For software issues, the Fixed version is the first version of Vivado that the issue has being resolved in.


Answer Record NumberTitle
(Xilinx Answer 66013)UltraScale Component Mode IDELAY and ODELAY Accuracy and Resolution details
(Xilinx Answer 67859)UltraScale/UltraScale+ IDELAY/ODELAY - Problem with small initial DELAY_VALUE
(Xilinx Answer 68355)
UltraScale/UltraScale+ - Can IDELAY and ODELAY have different DELAY_VALUEs for a bi-directional I/O?
(Xilinx Answer 64198)UltraScale I/O components reset procedure
(Xilinx Answer 66505)UltraScale Component - IO located in Bitslice [0] not available during delay calibration

Linked Answer Records

Child Answer Records

AR# 66012
Date 01/02/2018
Status Active
Type Known Issues
  • Kintex UltraScale
  • Virtex UltraScale
  • Kintex UltraScale+
  • More
  • Virtex UltraScale+
  • Zynq UltraScale+ MPSoC
  • Less
Page Bookmarked