We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66013

UltraScale – Component Mode TX & RX – How fast should the REFCLK to the IDELAYCTRL be run at when using TIME mode?


If the REFCLK to the IDELAYCTRL is slower than the serial data interface, then errors can be seen in the received data.

Specifically in VAR_LOAD or Variable mode, the delay line might not get incremented if the IDELAYCTRL clock is not the same frequency or higher than the high speed serial clock.

**Note the IDELAYCTRL is only required when the delays are in TIME mode, if COUNT mode is used then no IDELAYCTRLs are required. For interfaces with a mix of TIME and COUNT mode then any bank with TIME Mode delays will require a IDELAYCTRL.

This is part of the Component Mode Known Issues list. For updates on changes to the documentation or Vivado please refer to (Xilinx Answer 66012)


In previous families the delay of one tap in a delay line was determined by the applied REFCLK to the IDELAYCTRL component.

For example, the REFCLK at 200MHz = 78 ps, at 300 MHz = 52 ps, and at 400 MHz = 39 ps.

In UltraScale there is still a REFCLK requirement and this is given in the SelectIO User Guide (UG 571):


The REFCLK frequency is listed as a range of 200 to 800 MHz:

When selecting the REFCLK speed it should be the same speed as or faster than the serial interface data rates.

AR# 66013
Date Created 11/19/2015
Last Updated 05/30/2016
Status Active
Type General Article
  • Kintex UltraScale
  • Virtex UltraScale
  • Vivado Design Suite