We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66071

Design Advisory Master Answer Record for Zynq UltraScale+ MPSoC Devices


The Zynq UltraScale+ MPSoC devices are documented in the Zynq data sheet, technical reference manual and other documents.

Important Design Advisories and other considerations that transcend these documents are listed here.

The source point for technical content is the Xilinx Zynq UltraScale+ MPSoC Solution Center (Xilinx Answer 64375).


Design Advisory Alerted on December 5th, 2016

(Xilinx Answer 68210)FSBL authenticates the boot image in external DDR

Design Advisory Alerted on October 17th, 2016

(Xilinx Answer 67861)How do I upgrade from Vivado 2016.2 and earlier versions?


Design Advisory Alerted on April 18th, 2016

(Xilinx Answer 66944)Design Advisory for Zynq UltraScale+ MPSoC and Kintex UltraScale+ FPGA - Updated Package Pinouts

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
64375 Xilinx Zynq UltraScale+ MPSoC Solution Center N/A N/A
66183 Zynq UltraScale+ MPSoC Processing System IP - Release Notes and Known Issues N/A N/A

Child Answer Records

AR# 66071
Date 12/12/2016
Status Active
Type Design Advisory
  • Zynq UltraScale+ MPSoC
Page Bookmarked