We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66159

High Speed SelectIO Wizard - PLL compensation mode incorrectly set


Version Found: 2015.3

In the High Speed SelectIO Wizard, PLL compensation is set to AUTO, however it should be set to INTERNAL.

Note: this Answer Record should not be viewed in isolation. For all other known issues and to see what version of Vivado / High Speed SelectIO Wizard these issues have been resolved in, please refer to (Xilinx Answer 64216)


This issue is resolved in version 3.0 of the High Speed SelectIO Wizard, included in the 2016.1 release.

In older versions there are two work-arounds for this issue. The first is to apply the following XDC constraint targeting the users High Speed Select IO Wizard instance.

Note that this needs to be applied to all PLLs within clk_scheme.v:

set_property COMPENSATION AUTO [get_cells <path_of_the_core_in_the_design>/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/plle3_adv_pll0_inst]

Note: the approach above (XDC Constraints) will not take affect in a behavioral simulation. If this is an issue the following approach can be used:

Edit the source file located in the IP directory <path_of_the_core_in_the_design>\ABCD.srcs\sources_1\ip\high_speed_selectio_wiz_0\hdl\clk_scheme.v and change the compensation from the following:


Change it to the following:


When making these edits the user should use the flow described in (Xilinx Answer 57546)

If needed, the edited IP can be packaged up and re-used. For more information see (UG1118).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
64216 High Speed SelectIO Wizard - Known Issue list N/A N/A
AR# 66159
Date 11/09/2016
Status Active
Type General Article
  • Kintex UltraScale
  • Virtex UltraScale
Page Bookmarked