UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66173

Design Advisory - Vivado Timing WNS Alert - 7 Series - Missing Timing Arc on BUFR to BUFG clock path causes hold violation

Description

Hold violations are seen between BUFR and BUFG clock domains in the 2015.x releases of Vivado. This is caused by a missing timing arc.


 

Solution

The hold violation is caused by a missing timing arc on the path between BUFR and BUFG.

The work-around is to add clock uncertainty on the BUFG clock domain. 

For example:

create_generated_clock -name genclk -source [get_ports Clk] -divide_by 1 [get_pins Bufg/O]
set_clock_uncertainty -hold 0.290 -from [get_clocks -of [get_pins Bufr/O]] -to [get_clocks -of [get_pins Bufg/O]]

In Vivado 2016.1, the Worst Negative Slack (WNS) will increase by 20-30ps as a result of this issue being fixed. 

We recommend running your routed design through Vivado 2016.1 static timing analysis (report_timing_summary) to determine the impact of this change on your design.

Please remove the 'set_clock_uncertainty' constraint when you migrate to Vivado 2016.1.

AR# 66173
Date Created 12/09/2015
Last Updated 04/18/2016
Status Active
Type Design Advisory
Tools
  • Vivado Design Suite - 2015.4
  • Vivado Design Suite - 2015.3
  • Vivado Design Suite - 2015.2
  • More
  • Vivado Design Suite - 2015.1
  • Vivado Design Suite - 2014.4.1
  • Vivado Design Suite - 2014.4
  • Vivado Design Suite - 2014.3
  • Vivado Design Suite - 2014.2
  • Vivado Design Suite - 2014.1
  • Vivado Design Suite - 2013.4
  • Vivado Design Suite - 2013.3
  • Vivado Design Suite - 2013.2
  • Vivado Design Suite - 2013.1
  • Vivado Design Suite - 2012.4
  • Vivado Design Suite - 2012.3
  • Vivado Design Suite - 2012.2
  • Vivado Design Suite - 2012.1
  • Less