We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66217

Vivado 2015.4, Processing System 7: A UART reference clock change in advanced settings does not change baud rate in ps7_init


I have modified the PS UART clock frequency from the Clock Configuration/Advanced Clocking page of the Zynq Processing System (rev 5.5) setup GUI in IP Integrator.

There should be corresponding changes in the baud rate registers for the UART, for the unchanged baud rate setting (in this example, 115200 bps).

However, this is not happening, the PS7_init.c and ps7_init.tcl files both have the original values.


To work around this issue, change the following Vivado property to match the GUI setting of the UART reference clock.

For example if the UART reference clock is changed from 50MHz to 100MHz, the work-around is to issue the following command:

set_property CONFIG.PCW_UART_PERIPHERAL_FREQMHZ 100 [get_bd_cells processing_system7_0]
AR# 66217
Date Created 12/11/2015
Last Updated 01/20/2016
Status Active
Type Known Issues
  • Zynq-7000
  • Vivado Design Suite - 2015.4