UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66235

Virtex-7 FPGA VC707 Evaluation Kit - UG885 (v1.6.1) - Table 1-28 FMC HPC Connections pinouts are incorrect

Description

The VC707 Evaluation Board User Guide, (UG885), v1.6.1, Table 1-28 lists the J37 VITA 57.1 FMC 2 HPC Connections.

  • FMC2_HPC_DP7_M2C_P is listed as connected to U1 FPGA pin P4, while FMC2_HPC_DP7_M2C_N is listed as connected to U1 FPGA pin P3.
  • FMC2_HPC_DP7_C2M_P is listed as connected to U1 FPGA pin R6, while FMC2_HPC_DP7_C2M_N is listed as connected to U1 FPGA pin R6.

Are these pinouts correct?

 

Solution

Table 1-28 is not accurate.  The corrected table should read as follows:

 

The VC707 Evaluation Board User Guide, (UG885), v1.7 has been updated with the corrected information.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
45382 Virtex-7 FPGA VC707 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 66235
Date Created 12/14/2015
Last Updated 04/06/2016
Status Active
Type General Article
Boards & Kits
  • Virtex-7 FPGA VC707 Evaluation Kit