We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66252

Zynq-7000 AP SoC ZC706 Evaluation Kit - UG954 (v1.5) - Figure 1-32 C6 value and POR calculation is not accurate


In (UG954) (v1.5) ZC706 Evaluation Board User Guide, Figure 1-32 shows the PS Power On and System Reset Circuitry.

C6 is shown to be 270 pF, and the associated POR delay calculation uses this 270 pF value.

Is this POR calculation accurate?


The capacitor value for C6 is actually 5600 pF. This is clearly marked in the ZC706 rev 2.0 schematic.

Using the value 5600 pF for C6, the POR delay calculation then becomes:

C6 = 5600 pF; POR delay = 22.4 ms

Figure 1-32 will be updated in a future revision of (UG954).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
51899 Zynq-7000 AP SoC ZC706 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 66252
Date Created 12/16/2015
Last Updated 12/22/2015
Status Active
Type General Article
Boards & Kits
  • Zynq-7000 All Programmable SoC ZC706 Evaluation Kit