We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66301

LogiCORE DisplayPort v6.1 (Rev. 1) - Patch Updates for the DisplayPort IP


This answer record contains patch updates for the DisplayPort IP v6.1 (Rev. 1).


This patch addresses the following issues:

(Xilinx Answer 66371) When enabling "Additional Transceiver Control and Status Ports", if I close the GUI and re-open it, this option is un-checked
(Xilinx Answer 66372) Why does the option to select Quad Pixel remain disabled when changing the number of lanes from 1 back to 4?
(Xilinx Answer 66373) Why does selecting YCrCb 422 in the GUI not have any effect in the Hardware?
(Xilinx Answer 66565) Why is the lnk_fwdclk_p/n reference input clock grounded for the RX IP for UltraScale Devices?
(Xilinx Answer 66907) Why do I see training Lost Interrupts after training done and while the Video is Running in the RX core?

This patch will also be available in Vivado 2016.1. Users needing this patch are advised to update to Vivado 2016.1 or later when it is available.

Install the patch as per the instructions in the included README.txt file to resolve this issue.


Associated Attachments

Name File Size File Type
AR66301_Vivado_2015_4_preliminary_rev3.zip 7 MB ZIP

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54522 LogiCORE IP DisplayPort - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A

Child Answer Records

AR# 66301
Date Created 12/21/2015
Last Updated 04/12/2016
Status Active
Type General Article
  • Kintex-7
  • Artix-7
  • Virtex-7
  • Vivado Design Suite - 2015.4
  • DisplayPort