UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66360

UltraScale Memory IP - Core Container does not include *.csv file when a custom memory part is created

Description

Version Found: v1.0

Version Resolved: See (Xilinx Answer 58435)

IP Core Container does not archive and maintain the *.csv file required when creating and using a custom memory part for the UltraScale Memory IP (i.e. DDR4, DDR3, RLDRAM3, QDRII+ etc.). 

If IP Core Container is used with a custom memory part in the memory IP an error will occur complaining about the missing custom part definition.

Solution

To resolve this issue, avoid using IP Core Container for any memory IP that has a custom memory part or manually add the missing *.csv back into the Vivado project.

Revision History:

01/08/2016 - Initial Release

Linked Answer Records

Master Answer Records

AR# 66360
Date Created 01/08/2016
Last Updated 01/15/2016
Status Active
Type Known Issues
Devices
  • Kintex UltraScale
  • Virtex UltraScale
Tools
  • Vivado Design Suite
IP
  • MIG UltraScale