UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66383

Zynq UltraScale+ MPSoC - Are Example BIF Files Available for BootGen?

Description

I am targeting the Zynq UltraScale+ MPSoC device and would like an example of the BIF file syntax so that I can use BootGen from the command line.

Solution

The full syntax of the BIF file is documented in the Zynq UltraScale+ MPSoC Software Developers Guide (UG1137), Appendix A.

Several example BIF files are attached to this Answer Record.

Attachments

Associated Attachments

Name File Size File Type
standard_a53.bif 171 Bytes BIF
r5_fsbl.bif 134 Bytes BIF
pl_bitstream_load.bif 170 Bytes BIF
AR# 66383
Date Created 01/12/2016
Last Updated 01/25/2016
Status Active
Type General Article
Devices
  • SoC
  • Zynq UltraScale+ MPSoC
Tools
  • Vivado Design Suite
  • EDK