UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66401

2015.4 Partial Reconfiguration - After "update_design -black_box", some INTRASITE routing was considered as partial antenna

Description

In my partial reconfiguration design, after executing "update_design -black_box" for a reconfigurable module, the following error occurs:

ERROR: [DRC 23-20] Rule violation (RTSTAT-5) Partial antenna - 88 net(s) have a partial antenna.
The problem bus(es) and/or net(s) are c0_ddr4_dm_dbi_n[7:0], c0_ddr4_dq[63:0], c0_ddr4_dqs_c[7:0], c0_ddr4_dqs_t[7:0].

Some INTRASITE routings are considered as partial antenna, which is not expected.

Solution

The issue is fixed in Vivado 2016.1.

AR# 66401
Date Created 01/14/2016
Last Updated 02/17/2016
Status Active
Type General Article
Devices
  • Kintex UltraScale
Tools
  • Vivado Design Suite - 2015.4