UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66472

UltraScale Reference Clock Propagation Delay

Description

(Xilinx Answer 65199) covers Reference Clock Propagation Delay in 7 Series devices. Is similar behavior seen in UltraScale devices?

Solution

The reference clock takes time to propagate to the GTs PLL during FPGA configuration. The reference clock AC coupling capacitor also begins to charge up during configuration. Depending on the configuration method, the capacitor can still be charging after configuration DONE.


In the event that the GTH/GTY transceivers are released from reset before the reference clock has settled through the RC circuit, a second reset of the transceiver (C/QPLL+TX/RX) after the reference clock has settled might be necessary.

The max wait time for the reference clock to settle in UltraScale would be less than the 3ms mentioned for 7 series as the AC coupling capacitor recommended for UltraScale is 10nF.

AR# 66472
Date Created 01/25/2016
Last Updated 02/12/2016
Status Active
Type General Article
Devices
  • Kintex UltraScale
  • Virtex UltraScale
Tools
  • Vivado Design Suite